

| Description | The iT4134D is a high-speed X2 clock multiplier fabricated using 1-µm HBT GaAs technology and employs an ECL topology to guarantee high-speed operation. It is an excellent choice for digital clock multiplication, instrumentation, and edge detection. Digital clock multiplication is implemented via XOR operation between the input clock and an internal delayed replica. Several embedded electrically-controlled phase delays are also employed. Suitable regulation of the phase delay voltage controls allows duty cycle control on the clock outputs. Suitable power supply internal distribution provides the ability to disable the echo input which reduces power consumption. The iT4134D can also be stimulated via NRZ data to perform edge detection. A dedicated temperature monitoring pin is also provided. | | | | | | | |
|---|---|--|------|------|-------|--|--|--|
| Features | Clock input range: 4 to 7 GHz 900 mVpp typical single-ended output Input sensitivity: Single-ended input >200 mV Jitter RMS <1 ps 50-ohm matched inputs and outputs (DC) Compatible SCFL I/O levels Differential or single-ended I/O Duty cycle control Echo inputs available Power consumption: 1.25 W | | | | | | | |
| Device Diagram | | | | | | | | |
| Absolute Maximum | Symbol | Parameters/conditions | Min. | Max. | Units | | | |
| Ratings | V _{EE} | Power supply voltage | -5.5 | 0 | v | | | |
| Stresses above those listed under Absolute Maximum Patings may cause | VPc | Phase delay voltage control (coarse duty cycle adjustment) | -3.5 | 0 | v | | | |
| Ratings may cause permanent damage to the device. This is a stress | VPf | Phase delay voltage control (fine duty cycle adjustment) | -3.5 | 0 | V | | | |
| rating only; functional operation of the device at these or any other | V _{IH} | Data/clock input voltage level, high level | -1.2 | 1.2 | v | | | |
| conditions above those indicated in the operational section of this document is | V _{IL} | Data/clock input voltage level, low level | -1.2 | 1.2 | V | | | |
| | T _A | Operating temperature range | -15 | 125 | °C | | | |
| not implied. Exposure to absolute maximum rating conditions for extended periods may affect device | T _{STG} | Storage temperature | -65 | 150 | °C | | | |

on Web site or catalog for product development status.

October 10, 2005 Doc. 4056 Rev 0

1

iTerra Communications 2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937, Fax (650) 424-1938



| Recommended Operating Conditions | Symbol | Parameters/Conditions | Min. | Тур. | Мах | Units |
|--|--------|---|---------------|-------|---------------|-------|
| | Та | Operating temperature range | 0 | | 85 | °C |
| | Vee | Power supply voltage | | -5 | | V |
| | Vih | Data/clock input voltage level, high level (single ended) | | 0.25 | | V |
| | Vil | Data/clock input voltage level, low level (single ended) | | -0.25 | | V |
| | Vindc | DC input voltage (with DC-coupled input) | | 0 | | V |
| Electrical Characteristics 1. Electrical characteristics at ambient temperature. 2. In case of single- ended inputs the unused pin has to be tied to VINDC. In case of single- ended output the unused one has to be terminated via 50 ohms to ground. 3. The pin VPmon can be left open or sensed with high- impedance load for temperature monitoring. 4. In case of echo inputs, an extra 65- mA (325-mW) at -5 V must be taken into account | Symbol | Parameters | Min | Тур | Max | Units |
| | Vee | Power supply voltage | -5.25 | -5.0 | -4.75 | V |
| | Vih | Data/clock input voltage level, high level (single ended) | -0.5 | 0.25 | 0.5 | v |
| | Vil | Data/clock input voltage level, low level (single ended) | -1 | -0.25 | 0 | v |
| | Vindc | DC input voltage (with DC-coupled input) (2) | -0.75 | 0 | 0.25 | V |
| | VPmon | Internally generated reference voltage for 0 ps delay offset of the embedded phase delays (coarse and fine). ⁽³⁾ | -2.8 | -2.6 | -2.4 | v |
| | VPc | Phase delay voltage control (coarse duty cycle adjustment) | VPmon- 0.4 | | VPmo n+0.4 | v |
| | VPf | Phase delay voltage control (fine duty cycle adjustment) | VPmon- 0.4 | | VPmo n+0.4 | v |
| | Voh | Data/clock output voltage level, high level (single ended) | -0.1 | 0 | 0 | V |
| | Vol | Data/clock output voltage level, low level (single ended) | -1.0 | -0.9 | 0.8 | V |
| | Tdc | Duty cycle control | 40 | 50 | 60 | % |
| | RLin | Input return loss (up to 25 GHz) | | 15 | | dB |
| | RLout | Output return loss (up to 25 GHz) | | 6 | | dB |
| | Fclk | Input clock frequency | 3.0 | | 7.0 | GHz |
| | Јрр | Peak to peak jitter | 4 | 5 | 6 | ps |
| | Jrms | RMS jitter | 0.7 | 0.9 | 1 | ps |
| | SHS | Sub-harmonic suppression | 15 | 20 | 25 | mA |
| | lc | Power supply current ⁽⁴⁾ | 235 | 250 | 280 | mA |
| | Pd | Power dissipation (4) | 1.1 | 1.25 | 1.5 | w |

www.iterrac.com

This is an Advanced data sheet. See "Product Status Definitions" on Web site or catalog for product development status.







Recommended Mounting Assembly

Chip size 1900 μ m ±10 mm x 2400 μ m ±10 μ m edge to edge

Chip thickness: 104 μm ±3 μm

Pad size: 100 μm x 100 μm

RF pad pitch: 150 μm



Pad Position and Chip Dimensions

Chip size 1900 μ m ±10 mm x 2400 μ m ±10 μ m edge to edge

Chip thickness: 104 μ m ±3 μ m

Pad size: 100 μm x 100 μm

RF pad pitch: 150 μm



www.iterrac.com

 This is an Advanced data sheet. See "Product Status Definitions" on Web site or catalog for product development status.

 October 10, 2005
 Doc. 4056
 Rev 0
 4

iTerra Communications 2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937, Fax (650) 424-1938